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Abstract—Spatial and temporal variability of HfOx-based 
resistive random access memory (RRAM) are investigated for 
manufacturing and product designs. Manufacturing variability is 
characterized at different levels including lots, wafers, and chips. 
Bit-error-rate (BER) is proposed as a holistic parameter for the 
write cycle resistance statistics. Using the electrical in-line-test 
cycle data, a method is developed to derive BERs as functions of 
the design margin, to provide guidance for technology evaluation 
and product design. The proposed BER calculation can also be 
used in the off-line bench test and build-in-self-test (BIST) for 
adaptive error correction and for the other types of random 
access memories. 
Index Terms— nonvolatile memory, RRAM, variability 
analysis, manufacturing in-line-test, bit error rate. 
I. INTRODUCTION 
In addition to performance and energy consumption, device 
variability has attained a critical importance over the past years 
for the technological evaluation of nano-electronic devices [1]. 
Both spatial (device to device) and temporal (cycle to cycle) 
variations are important for RRAM [2], memristor logic [3], 
and hybrid devices [4].  The write cycle variability of resistive 
memory is a particular challenge for technology robustness. To 
give early guidance to technologists and product designers, we 
propose a method to extract write BERs from electrical in-line-
testing (ILT). Manufacturing variability on various levels (such 
as lot, wafer or chip) will also be discussed. 
II. MANUFACTURING VARIABILITY OF FORMING 
Test structures of TiN/Ti/HfOx/TiN or W/Ti/HfOx/TiN 
RRAM stacks with various device sizes are fabricated at 
CNSE’s 300 mm wafer fab. The RRAM device is crossbar-
patterned with HfOx film (4~5nm thick) sandwiched between 
two electrodes. The bottom electrode (BE) is TiN. The top 
electrode (TE) consists of a TiN or Tungsten layer atop of a 
thin (3~6nm) Ti layer. Fig. 1 is a TEM cross section of a 
50nm×50nm crossbar stack of TiN/Ti/HfOx/TiN RRAM. 
Manufacturing variability of RRAM forming voltage (Vform) 
is characterized.  
Using in-line-test results from 4 consecutive line monitor 
lots (Fig. 2), components of Vform variability for various 
devices are summarized in TABLE I. The overall coefficient of 
variation measured is about 6% for 50nm and 100nm devices. 
 
 
 
 
 
Fig. 2. Box plots of forming voltages of 50nm×50nm and 
100nm×100nm RRAM from 4 consecutive lots. 
 
Fig. 1. TEM cross section of crossbar patterned RRAM stack. The 
designed size of cross bar is 50nm×50nm. 
TABLE I.  FORMING VOLTAGE (VFORM) VARIABILITY AND ITS COMPONENTS FOR VARIOUS CROSSBAR DEVICES 
Parameter \ Device Size 50nm×50nm 100nm×100nm 200nm×200nm 
Vform 2.78 V 2.54 V 2.18 V 
SDc2c (chip-to-chip)a 0.14 V 0.13 V 0.16 V 
SDw2w (wafer-to-wafer) 0.08 V 0.04 V 0.13 V 
SDl2l (lot-to-lot) 0.04 V 0.04 V 0.07 V 
SDtotal 0.17 V 0.15 V 0.22 V 
SDtotal / Vform 6% 6% 10% 
a. Standard deviation of the non-logarithmized values is denoted SD in this paper. 
 
The total variation is dominated by the chip-to-chip variation 
component, which also indicates reasonable stable process 
controls between wafers and lots. 
III. WRITE CYCLE VARIATION AND BIT ERROR RATE 
ANALYSIS 
Nonvolatile memory system capacity is limited by the bit-
error-rate [5]. Due to underlying physics, the temporal variation 
of a given RRAM technology may be difficult to reduce even 
as the manufacturing control advances. For system and circuit 
designers, it would be helpful to understand BER performance 
as early as possible. 
Agilent 4073 parametric testers are used for all ILT 
operations including DC IV sweeps and pulsed voltage cycle 
tests. All pulses are set to 1 µs, which is the shortest holding 
time of the parametric testers. Fig. 3a is a tested wafer map of 
Vform of 100nm×100nm RRAM devices. RRAM forming is 
successful in 23 of 24 measured chips, but one chip (shown by 
red for Vform > 4V) is defective and removed from the 
following analysis. After forming, DC sweeps (Fig. 3c) and 
write operation on pulsed cycles (Fig. 4) are made.  RRAM is 
switched to Low-Resistance-State (LRS) by a set voltage pulse 
(Vset = 1.8V) with a compliance current of 100 μA, or 
switched to High-Resistance-State (HRS) by a reset voltage 
pulse (Vreset = -1.5V). The resistance values in HRS and LRS 
are measured at 0.1V and will be denoted RH and RL. The write 
cycle data are shown in both the temporal plot (Fig. 4) and the 
logarithmized Quantile-Quantile (Q-Q) plots (Fig. 5) for each 
chip. The Q-Q plots are fitted with straight lines to show strong 
log-normality.   
Maximum likelihood fitting is used to fit ILT data to the 
respective log-normal distributions per chip,  
 ܴு~݈݊ܰሺߤு, ߪுଶሻ (1) 
 ܴ௅~݈݊ܰሺߤ௅, ߪ௅ଶሻ (2) 
where µ and σ are the location and scale parameters of log-
normal distribution denoted as ݈݊ܰ. The 95% confidence 
interval of σ is 30% for 20 cycles. Chip-to-chip variations (of 
µL, µH, σL and σH) within the tested wafer are shown in Fig. 6.  
  
 
Fig. 3. Wafer maps of 100nm devices, (a) forming voltages, (b) BER.  (c) After forming, DC sweeps are done in the sequence of first 
reset, set and reverse, reset and reverse. The chip coordinates are shown as (x,y) at the top banners of subpanels in Figs. 3c, 4 and 5. 
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We propose a new approach for BER characterization at the 
device level (Fig. 7). BER curves are functions of the design 
margin ߜோ that we define by the following equation,  
       ߜோ ൌ ሺܴு,௠௜௡ െ ܴ௅,௠௔௫ሻ ܴ௅,௠௔௫⁄  (3) 
Used for sensing margin in the read circuit, (3) is similar to 
magnetic-RAM’s MR ratio. The intrinsic BER is maximized 
when RH,min and RL,max are optimally chosen when the 
probabilities of failing both states are equal, so we have    
 ܤܧܴሺߜோሻ ൌ ܲ൫ܴு ൑ ܴு,௠௜௡൯ ൌ ܲ൫ܴ௅ ൒ ܴ௅,௠௔௫൯ (4) 
In the case of log-normal distribution, (4) leads to, 
      ݈݊൫ܴ௅,௠௔௫൯ ൌ ఙಹ·ఓಽశఙಽ·ఓಹିఙಽ·௟௡ሺଵାఋೃሻఙಹାఙಽ  (5) 
      ܤܧܴሺߜோሻ ൌ ଵଶ ቆ1 െ ݁ݎ݂ ቀ
௟௡൫ோಽ,೘ೌೣ൯ିఓಽ
ఙಽ√ଶ ቁቇ  (6) 
 
 
 
 
where erf(x) is the Gauss error function. Substituting (5) 
into (6), BERs are obtained as functions of the design 
margins.  At the design margin of 100% (ߜோ ൌ 1), the wafer 
map of the derived BER is shown in Fig. 3b, and the BER 
histogram and cumulative % for the tested wafer is shown in 
Fig. 8. As a function of design margins, BERs of the 
median, 25th and 75th percentile chips in the tested wafer 
 
 
Fig. 7. Procedure from ILT to BER characterization. QNORM is 
the probability quantile function. 
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Fig. 6. Histograms of the log-normal fitting parameters for the 
measured HRS and LRS cycle distributions for 23 chips. 
 
 
Fig. 5. Quantile-Quantile plots of the logarithmized resistance data 
(Fig. 4). Log-normal distribution is observed in each of the 23 
measured chips.  
 
 
Fig. 4. HRS and LRS resistances measured in pulsed write 
cycles following forming and DC sweeps (Fig. 3c). 
are shown in Fig. 9.  BER of about 10-8 is
median chip at the design margin of 100% (ߜ
 
The proposed method of BER analysis is 
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conditions, the RRAM write operation 
 
Fig. 10. HRS and LRS resistances measured in 1
cycles in bench test. (a) Device 1 with Icomp =
Device 2 with Icomp = 500 μA. 
Fig. 9. BER curves of the median, 25th and 75th 
in the tested wafer. 
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